

Lab Report - 2

Group - 04

Section - 27-A

Ahmed Mustayeen — 23301687

Imtiaz Hossain — 23101137

Md Fardin Alam — 22201485

Zarin Tasnim — 22201398

Lab Experiment - 4


Experiment Name: Design and Implementation of 4 bit Parallel Binary adder.

Required components:

- 1) IC 7408
- 2) IC 7432
- 3) IC 7486
- 4) IC 7483

Experimental Setup: ...

Experiment - 1



4-bit parallel Adders

	A	B	Cin	C4	S4	S3	S2	S1
a	0000	1000	0	0	1	0	0	0
b	1100	1101	0	1	1	0	0	1
c	1110	0011	0	1	0	0	0	1
d	1111	1111	0	1	1	1	1	0

4-bit Parallel Adders cum Subtraction

	A	B	Cin	C4	S4	S3	S2	S1
a	1100	1000	1	0	0	1	0	0
b	1100	1101	0	1	1	0	0	1
c	1110	0011	1	0	1	0	1	1
d	1111	1111	0	1	1	1	1	0

Experiment 5: Implementation of 4 bit magnitude comparator.

Required components

- 1) IC 7408
- 2) IC 7432
- 3) IC 7404
- 4) IC 4077

Experimental Setup....

Experiment 06 : Design circuits using Encoder & Decoder


Required components

- 1) IC 74138
- 2) IC 74148

Experimental Setup : . . .

Experiment-6

Group-04



Inputs				Expected Outputs			Active low Outputs			
Minterm	C	B	A	Minterm	D ₂	D ₁	D ₀	P ₂	P ₁	P ₀
0	0	0	0	0	0	0	0	1	1	1
1	0	0	1	1	1	1	0	0	0	0
2	0	1	0	2	1	0	1	0	0	1
3	0	1	1	3	1	1	1	0	1	0
4	1	0	0	4	0	0	0	1	0	0
5	1	0	1	5	0	1	0	1	1	0
6	1	1	0	6	0	0	1	1	0	1
7	1	1	1	7	0	1	1	1	1	0

Ullha

Experiment 07: Function Implementation using MUX

Required components:

- 1) IC 74153
- 2) IC 7408
- 3) IC 7432
- 4) IC 7409

Experimental setup....


	I0	I1	I2	I3
A'B'	0	(1)	(2)	(3)
A'B	(4)	(5)	(6)	(7)
AB'	8	(9)	10	(11)
AB	(12)	(13)	14	15

$$I0 = B$$

$$I1 = 1$$

$$I2 = A'$$

$$I3 = A' + B'$$




Mojster
19/4/26

[Discussion]

[Answer to the Question no 1]

0 → 9 → 5






$$\text{Excess-5} = \text{Excess-9} - 4$$

For Excess-9

↳ Range (9 to 18)

[Ans to the question no 2]

2-bit parallel adder using exactly four 8:1 mux (S)



A ₀	B ₀	C _{in}	C ₁	S ₀	
0	0	0	0	0	→ I ₀
0	0	1	0	1	→ I ₁
0	1	0	0	1	→ I ₂
0	1	1	1	0	→ I ₃
1	0	0	0	1	→ I ₄
1	0	1	1	0	→ I ₅
1	1	0	1	0	→ I ₆
1	1	1	1	1	→ I ₇

A ₁	B ₁	C ₁	C _{out}	S ₁	
0	0	0	0	0	→ I ₀
0	0	1	0	1	→ I ₁
0	1	0	0	1	→ I ₂
0	1	1	1	0	→ I ₃
1	0	0	0	1	→ I ₄
1	0	1	1	0	→ I ₅
1	1	0	1	0	→ I ₆
1	1	1	1	1	→ I ₇